


# Ultra-Fast Data Acquisition System of CSR (*Coherent Synchrotron Radiation*)

Workshop “HAP Topic 4 Advanced technology, 24 and 25 January 2013

**M.Caselle**, V. Judin, A.S. Müller, M. Siegel, N. Smale, P. Thoma, M. Weber,  
**S. Wünsch**



KIT, Institut für Prozessdatenverarbeitung und Elektronik  
M. Caselle



# THz radiation at ANKA

## ANKA parameters:

- Circumference: **110.4 m**
- RF-system: **500 MHz**
- Revolution time: **368 ns**
- Harmonic number: **184**
- Revolution frequency: **2.71 MHz**
- Beam energy: **2.5 GeV**
  - low alpha mode: **1.3 GeV**
- Bunch length (low alpha mode): **few ps**
- Bunch space: **2 ns**




## Procedure of bunch compression:



- ➔ injection
- ➔ ramping to 1.3 GeV
  - ➔ "squeeze"

Reference:  
 OBSERVATION OF COHERENT THZ RADIATION FROM THE ANKA AND  
 MLS STORAGE RINGS WITH A HOT ELECTRON BOLOMETER.  
 Proceedings of PAC09, Vancouver, BC, Canada, (A.-S. Müller)

# Ultra-fast YBCO THz detectors for picosecond synchrotron pulses



Nanometer-sized YBCO detectors in a high-speed readout system **operated > 77 K**



P. Thoma et al., *Applied Physics Letters*, 101, 142601, 2012  
P. Probst et al., *Physical Review B*, 85, 174511, 2012


# TeraHz detector & analog front-end

*Detector* system based on a superconducting NbN/YBCO ultra-fast bolometer with an bandwidth up to 1THz.


*P. Probst. APPLIED PHYSICS LETTERS 98, 043504 (2011)*

*The analog circuit* contains a low noise MMIC amplifier InP-HEMT based with a Bandwidth of 60GHz.

*S. Wunsch. Superconductor science and technology – 20 (2007) S356-S361*




Pulse rate of 500MHz (ANKA RF-system)




- ❖ Measure of the *peak amplitude* of each bunch (range of few -600mV, resolution few mV)
- ❖ Measure of the *pulse shape width* of each bunch (range of 20 – 100 psec, resolution few psec)
- ❖ Measure of the relative *time jitter* between bunches (range 3- 100 psec, resolution few psec)

➡ **Strategy:** Digitize each pulse with 4 samples, perform the pulse shape reconstruction & Constant Fraction Discriminator (CFD) for precise pulse timestamp.


# Fast pulse sampling board (basic concept)





# Fast pulse sampling board (basic concept)




# Power splitter DC - 50 GHz, PCB layout



Substrate: Duroid5880




# Pre-production board



Track&Hold Amplifier

PCB layout - details




F\_CLK\_ANKA

Picosec delay chip


Analog input

## ADC linearity & noise measurement

ADC characterization @ 500MHz square analog input




## Sampling time characterization




Sample time resolution < than 3psec




# Pre-production board- ANKA Test Beam *March-2012*



ANKA CSR (with NbN HEB detector)




ANKA CSR (long observation time with YBCO HEB detector)



- ✓ Simultaneous turn by turn monitoring of all 184 buckets
- ✓ On-line FPGA/GPU analysis (FFT, time jitter, etc.)
- ✓ Fixed pilot bucket for all measurements
- ✓ Continuously data taking (all bunches all orbits) without dead time

Recording & analysis of time evolution of each bunch


# PCIe-Bus Master DMA readout architecture



Xilinx IP-core

- ✓ Bus Master DMA operating with 8lanes PCIe @ Gen2 (250MHz)
- ✓ Two individual engines for write/read from FPGA (User logic) to PC centre memory
- ✓ IN and OUT FIFO-like interface (for User logic)
- ✓ FIFO used to decouple the time domain between DMA and User custom logic


**Comparison (NW-DMA vs. KIT-DMA)**



# Conclusion & What's next

- 4 channels Fast Pulse shape Sampling board → is completed

High density  
Samtec connectors




Analog input

Diff. Stripline Trans. line

## 10 layers metal Stack-up

CPW trans. line



Analog & RF GND

Analog P/S

Shield

Digital P/S

Control signals


Digital & RF GND

Diff. CPW trans. line

- First board available → mid of February
- Test beam planned → March 2013
- The commissioning for the experimental station → 2013.

***Thank you for your  
attention ....***

# Production board – Layout



# High-band CPW transmission line




## Analog signal DC-50 GHz

CPW\_SUB  
Er=3.38  
H=8 mil  
T=1.4 mil  
Rho=0.7  
Tand=0.002  
Hcover=8 mil  
Hab=1 mil  
Cover=0  
Gnd=1  
Er\_Nom=3.38  
H\_Nom=8 mil  
Hcov\_Nom=Hcover@ mil  
Hab\_Nom=Hab@ mil  
T\_Nom=1.4 mil  
Name=CPW\_SUB1

CPW1LINE  
ID=CP1  
W=16 mil  
S=11 mil  
L=2000 mil  
Acc=10  
CPW\_SUB=CPW\_SUB1


PORT  
P=1  
Z=50 Ohm

AIN  
PORT  
P=2  
Z=50 Ohm




Loss= 38dB/m  
Z0 = 50.7 Ω

### High Speed Trasm line



### LVDS Trasm line






# Differential CPW transmission line

```



CPW_SUB
Er=3.38
H=8 mil
T=1.4 mil
Rho=0.7
Tand=0.002
Hcover=8 mil
Hab=1 mil
Cover=0
Gnd=1
Er_Nom=3.38
H_Nom=8 mil
Hcov_Nom=Hcover@ mil
Hab_Nom=Hab@ mil
T_Nom=1.4 mil
Name=CPW_SUB1
    
```

**Digital signal, T/H clock distribution  $f=500\text{MHz}$**



# Differential Stripline (TL)


**Digital signal, ADC clock distribution  $f=500\text{MHz}$**







# Fast digitalization board (basic concept)

Hundred GS/s "FMC-VITA 57" **daughter board (under development)**



## Basic concepts




**The hundred GS/s concepts → potentially a patent application**

A pilot "pre-production" FMC board (a single 500MS/s) under development

*Layout and PCB details Ref[4] →*

# Picosecond time jitter estimation between bunches



## Procedure for amplitude and time estimation between bunches:

Fast reconstruction of the analog pulse by the 4 samples (FPGA or GPU)

Measuring of the pulse amplitude

Measuring of the time jitter by the position of the samples in the reconstructed pulse