

Backend Design of the Read-Out System for Cryogenic Particle Sensors

HIRSAP Workshop 2021 - Karlsruhe, Germany

PhD Student:
Luciano Ferreyro

Scientific Supervisor:
PD. Dr. Oliver Sander

UNSAM Director:
Prof. Dr. Eng. Manuel Platino


KIT Director:
Prof. Dr. Marc Weber

ITeDA - Instituto de Tecnologías en Detección y Astroparticulas, Buenos Aires, Argentina


UNSAM - Universidad Nacional de San Martín, Buenos Aires, Argentina

KIT - Karlsruher Institut für Technologie

IPE - Institut für Prozessdatenverarbeitung und Elektronik, Karlsruhe, Germany



UNSAM
UNIVERSIDAD
NACIONAL DE
SAN MARTÍN



Introduction




Figure: The QUBIC Instrument [1]

- 130 Collaborators, 22 Laboratories, 6 countries: France, Argentina, Italy, Ireland, USA and UK,




Figure: The QUBIC Instrument [1]

- 130 Collaborators, 22 Laboratories, 6 countries: France, Argentina, Italy, Ireland, USA and UK,
- Being installed in San Antonio de los Cobres, Altos Chorrillos, Salta Province, Argentina,




Figure: The QUBIC Instrument [1]

- 130 Collaborators, 22 Laboratories, 6 countries: France, Argentina, Italy, Ireland, USA and UK,
- Being installed in San Antonio de los Cobres, Altos Chorrillos, Salta Province, Argentina,
- In the *persuit* of detecting and measuring CMB B-modes (primordial Gravitational Waves),




Figure: The QUBIC Instrument [1]




Figure: The QUBIC Instrument [1]

- 130 Collaborators, 22 Laboratories, 6 countries: France, Argentina, Italy, Ireland, USA and UK,
- Being installed in San Antonio de los Cobres, Altos Chorrillos, Salta Province, Argentina,
- In the *persuit* of detecting and measuring CMB B-modes (primordial Gravitational Waves),
- Combines 2 techniques: bolometric (sensitivity) and interferometric (control of systematic erros),




Figure: The QUBIC Instrument [1]

- 130 Collaborators, 22 Laboratories, 6 countries: France, Argentina, Italy, Ireland, USA and UK,
- Being installed in San Antonio de los Cobres, Altos Chorrillos, Salta Province, Argentina,
- In the *persuit* of detecting and measuring CMB B-modes (primordial Gravitational Waves),
- Combines 2 techniques: bolometric (sensitivity) and interferometric (control of systematic erros),
- Working range: 150 GHz y 220 GHz bands.




Figure: QUBIC Technical Demonstrator

Thesis goals




Figure: Proposed Read-Out Electronics for CMB Experiments

Thesis goals





Figure: Proposed Read-Out Electronics for CMB Experiments


This thesis proposes a real-time processing backend for the read-out electronics of cryogenic particle detectors, aiming to process a high number of frequency tones for a FDM scheme (≈ 1000). It's focused in the design and development of a **high performance processing** and **high scalability** approach, **minimizing the used resources**.


Projects I'm involved


- QUBIC, for CMB observation (ITeDA),
- ECHO, neutrino mass determination (IPE)

The Read-Out System












The Read-Out System




The Read-Out System




The Read-Out System







- Process 1024 sensors per focal plane,




- Process 1024 sensors per focal plane,
- RF bandwidth: 4 GHz (from 4GHz to 8 GHz),





- Process 1024 sensors per focal plane,
- RF bandwidth: 4 GHz (from 4GHz to 8 GHz),
- Baseband bandwidth: 4 GHz (from ≈ 0 Hz to 4 GHz),





- Process 1024 sensors per focal plane,
- RF bandwidth: 4 GHz (from 4GHz to 8 GHz),
- Baseband bandwidth: 4 GHz (from ≈ 0 Hz to 4 GHz),
- ADC effective BW: 800 MHz.













- Left top: Zynq UltraScale+ ZCU102 + RPi 3 + AD-FMCDQA2-EBZ,
- Left bottom: AD-FMCDQA2-EBZ (ADC: AD9680@1GSPS and DAC:AD9144@1GSPS),
- Right: setup for hardware testing.

IQ Generation Test




Figure: 4 IQ tones: -20MHz , -30MHz , -40MHz and -50MHz

Future Work and related PhD tasks

Future work

- Validate the Direct Down Conversion stage,
- Finish the adjustments for compatibility between the new structure and the rest of the design,
- Merge everything and start with validation measurements for the whole design,
- Perform tests on a resonator emulator.

Language courses

- Deutsch A1.1 - **Approved**,
- Deutsch A1.2 - *In progress*.

KSETA Topical Courses - 1 course remaining

- 1 Observational Cosmology - March 2021 (**accredited**),
- 2 Statistical methods in particle physics data analysis - March 2021 (**accredited**),
- 3 Low-Temperature (Superconductive) Detectors - October 2021 (**done**),
- 4 Introduction to quantum physics - October 2021 (**done**),
- 5 Introduction to Machine Learning and Deep Learning - October 2021 (**done**).

Obligations with UNSAM - 1 credit remaining

- 19 credits of the 19 requested:
 - Historical Introduction to Science's Philosophy *[doesn't give credits]*,
 - Economics for Technologists *[doesn't give credits]*,
 - Automatic Learning *[4/4 given credits]*,
 - Statistics in Experimental Physics *[5/5 given credits]*,
 - Astroparticles Physics *[5/5 given credits]*,
 - Techniques in Particles Detection *[5/5 given credits]*.

Presentations

- 7th Meeting Helmholtz Detectors Technology and Systems - February 2021.

References



J.-C. Hamilton, S. Torchinsky, *et al.*, "QUBIC I: Overview and Science Program,"

Vielen Dank!

Backup

Signal Generation







Figure: 100 Tones from 30 MHz to 426 MHz ($\Delta f = 4$ MHz)

Design Analysis




Design Analysis




Design Analysis


CIC Filter response - R: 8 — M: 1 — Different N




FIR Filter response - R: 8 — M: 1 — Different N



CIC + FIR Filters Overall response - R: 8 — M: 1 — Different N




CIC + FIR Filters Overall response - R: 8 — M: 1 — Different N



Vivado Simulation (HDL/RTL)

Frequency sweep Vivado Simulation - Input Signal


R: 8 — N: 8



Vivado Simulation (HDL/RTL)


Frequency sweep Vivado Simulation - Input Signal

R: 8 — N: 8



Frequency sweep Vivado Simulation - After Complex Multiplier


R: 8 — N: 8



Vivado Simulation (HDL/RTL)


Frequency sweep Vivado Simulation - Input Signal

R: 8 — N: 8




Frequency sweep Vivado Simulation - After Complex Multiplier

R: 8 — N: 8




Frequency sweep Vivado Simulation - CIC - R: 8 — N: 8



Vivado Simulation (HDL/RTL)


Frequency sweep Vivado Simulation - Input Signal

R: 8 — N: 8




Frequency sweep Vivado Simulation - After Complex Multiplier


R: 8 — N: 8



Frequency sweep Vivado Simulation - CIC - R: 8 — N: 8



Frequency sweep Vivado Simulation - CFIR - R: 8 — N: 8







Figure: Firmware general block diagram

Figure: Old firmware *Signal Detection* block diagram

With this old firmware it was possible to:

- Implement only 100 filters (processing only 50 complex signals) 😞,
- Trying to increase the number of filters led to timing closure issues (not implementable design) 😞,
- The used resources per filter weren't scaling very well in this scenario 😞.




Figure: Basic block diagram of a DDC for complex signals

$$x_{in}(t) = x_{inI}(t) + jx_{inQ}(t),$$

$$x_{osc}(t) = \cos(2\pi f_{osc}t) \pm j \sin(2\pi f_{osc}t),$$

$$x_{out}(t) = x_{in}(t) \cdot x_{osc}(t)$$




Figure: ADC Channelization - 1st Decimation stage




Figure: ADC digital output spectrum - $F_s = 250$ MSPS




Figure: New DDC stage - 2nd Decimation stage ($R = 8$)





Figure: New DDC stage digital output spectrum - 31.25 MSPS


Vivado Simulation (HDL/RTL)



Vivado Simulation (HDL/RTL)


Frequency sweep Vivado Simulation - Input Signal

R: 8 — N: 8




Frequency sweep Vivado Simulation - After Complex Multiplier

R: 8 — N: 8




Vivado Simulation (HDL/RTL)


Frequency sweep Vivado Simulation - Input Signal
R: 8 — N: 8




Frequency sweep Vivado Simulation - After Complex Multiplier
R: 8 — N: 8



Frequency sweep Vivado Simulation - CIC - R: 8 — N: 8




CIC Filter response - R: 8 — M: 1 — Different N




Vivado Simulation (HDL/RTL)


Frequency sweep Vivado Simulation - Input Signal
R: 8 — N: 8




Frequency sweep Vivado Simulation - After Complex Multiplier
R: 8 — N: 8



CIC + FIR Filters Overall response - R: 8 — M: 1 — Different N




Frequency sweep Vivado Simulation - CFIR - R: 8 — N: 8



FPGA Resource utilization

Vivado Implementation report of one DDC Chain for R = 8 - Based on the ZCU102 board




Where: L. Osc.: Local Oscillator, C. Mixer: Complex Mixer, CIC: Cascaded Integrator-Comb filter, CFIR: Compensation Decimation FIR filter.

FPGA Resource utilization

- Decimating by 8 means that per each ADC output channel, there will be 8 subbands,
- 8 subbands means 8 DDC chains per ADC output channel,
- Then, 32 channels = 32 DDC chains,
- Finally, the previously enumerated resource have to multiplied by 32

Implementation report of 32 DDC Chains for R = 8 - Based on the ZCU102 board



So.. what about the rest of the acquisition chain?

The estimation for the following modules...

- The following modules in the acquisition chain needed to be adjusted to this new structure,
- The Goertzel Filter (GF) (*Windowing + Goertzel Algorithm(GA)*) now works in a mixture of FDM and TDM, where each GF is running 8 times faster (but much slower than in the old firmware version) than the input data sampling rate allowing the process of 4 complex components per GF,
- While each GA needs 2 DSP Slices, the benchmark suggest the use of 0.25 DSP Slice per complex tone: 50 filters for 200 complex tones per ADC (100 DSP Slices),
- After the GF the data rate is considerably slow compared to the logic operation frequency, suggesting that for the *Module & Phase Processor* only 16 DSP Slices are needed. And finally, the *Flux-Ramp Demodulation module* only 28 DSP Slices.

So.. what about the rest of the acquisition chain?

Resource estimation for 4 GHz of input data - Based on the ZCU102 board

