GPU Acceleration Benefits for Scientific Applications

Axel Koehler Sr. Solution Architect HPC

NVIDIA: Parallel Computing Company

Continued Demand for Compute Power

Comprehensive Earth System Model

Simulation of combustion for new high-efficiency, lowemision engines.

Coupled simulation of entire cells

Predictive calculations for

And the Power Crisis in (Super) Computing

Accelerated Computing

Add GPUs: Accelerate Applications

CPUs: designed to run a few tasks quickly.

GPUs: designed to run many tasks *efficiently*.

Energy efficient GPU Performance = Throughput

- Fixed function hardware
	- Transistors are primarily devoted to data processing
	- Less leaky cache
- SIMT thread execution
	- Groups of threads formed into warps which always executing same instruction
	- Some threads become inactive when code path diverges
- Cooperative sharing of units with SIMT
	- eg. fetch instruction on behalf of several threads or read memory location and broadcast to several registers
- Lack of speculation reduces overhead
- Minimal Overhead
	- Hardware managed parallel thread execution and handling of divergence

Overarching Goals for GPU Computing

Power Efficiency

Ease of Programming And Portability Application Space Coverage

Power Efficiency

KEPLER

SMX Hyper-Q Dynamic Parallelism

(power efficiency)

(programmability and application coverage)

Kepler GK110 SMX vs Fermi SM

3x sustained perf/W

Ground up redesign for perf/W 6x the SP FP units 4x the DP FP units Significantly slower FU clocks

Processors are getting wider, not faster

Better Utilization with Hyper-Q

KEPLER 32 Concurrent Work Queues

- **Grid Management Unit selects most appropriate task from up to 32 hardware queues (CUDA streams)**
- **Improves scheduling of concurrently executed grids**
- **Particularly interesting for MPI applications when combined with Multi Process Server, but** *not limited to MPI applications*

Hyper-Q with Multiple MPI Ranks

Hyper-Q with multiple MPI ranks leads to 2.5X speedup over single MPI rank using the GPU

Blog post by Peter Messmer of NVIDIA

http://blogs.nvidia.com/2012/08/unleash-legacy-mpi-codes-with-keplers-hyper-q/

Focus on Power Efficiency

Kayla Development Platform

CUDA 5 **|** OpenGL 4.3

Kick starts ARM + CUDA Ecosystem

NAMD Ported in 2 Days

<https://developer.nvidia.com/kayla-platform>

Quad ARM + Kepler GPU

Quad ARM + Any CUDA GPU

Ease of Programming and Portability

Parallel Computing Platform

GPU Accelerated Libraries "Drop-in" Acceleration for your Applications

Dynamic Parallelism Simpler Code, More General, Higher Performance

Launch new kernels from the GPU

- Dynamically based on run-time data
- Simultaneously from multiple threads at once
- Independently each thread can launch a different grid

Better load balancing for dynamic workloads

when work-per-block is data-dependent (e.g. Adaptive Mesh CFD)

Kepler Enables Full NVIDIA GPUDirect™ RDMA

NVIDIA GPUDirect™ RDMA

- **True RDMA support for GPU memory**
	- **NIC performs DMA (GPU DMA engines remain available for CUDA use)**
- **No hardware changes in NIC**
- **System BIOS should support Large BARs**
- **GPU and NIC have to be installed on the same IO Hub (QPI doesn't support it)**
- **GPUDirect ™ RDMA for communication with other PCI devices (eg. Flash memory devices)**
	- **Requires adopting GPUDirect-Interop API in vendor software stack**
	- **Documentation "Developing a Linux Kernel Module using RDMA for GPUDirect" is** $\begin{array}{c} \bullet \\ \bullet \end{array}$ **available at <http://docs.nvidia.com/cuda/gpudirect-rdma/index.html>**
- **GPUDirect ™ RDMA support available on Tesla and Quadro Kepler class hardware with CUDA 5 and later**

Mellanox Infiniband with GPUDirect™ RDMA

- **Alpha release of Mellanox GPUDirect (GDR) MLNX_OFED driver is available**
	- **Alpha release works with CUDA 5.0 or CUDA 5.5**
	- **Final release will be based on CUDA 6.0 (Beta later in 2013)**
	- **Supported on any ConnectX adapter that use the MLX4 driver**
- **MVAPICH2-GDR (based on MVAPICH2 1.9) release can be used** $\qquad \qquad \bullet$ **with this IB driver release (see later slides)**
- **Request Mellanox GDR driver and MVAPICH2-GDR via email to hpc@mellanox.com**

MPI support for GPUDirect™ RDMA

- **MVAPICH2-GDR (based on MVAPICH2 1.9) supports GPUDirect™ RDMA**
	- **Hybrid design takes advantage of GPU Direct ™ RDMA**
	- **Uses host based buffered design in current MVAPICH2 for reads (Alleviates Sandybridge chipset bottleneck)**
- **MVAPICH2 team is working on multiple enhancements (collectives, datatypes, one-sided) to exploit the advantages of GPUDirect™ RDMA**
- **As Mellanox GDR driver matures, successive versions of MVAPICH2-GDR with enhancements will be made available to the community**

MVAPICH2 Performance with GPUDirect™ RDMA

Performance of MVAPICH2 with GPU-Direct-RDMA

GPU-GPU Internode MPI Bi-directional Bandwidth

Performance of MVAPICH2 with GPU-Direct-RDMA

1K

4K

GPU-GPU Internode MPI Latency

1000

900

800

700

600

500

400

300

200

100

Latency (us)

Better

Based on MVAPICH2-1.9

Intel Sandy Bridge (E5-2670) node with 16 cores

NVIDIA Telsa K20c GPU, Mellanox ConnectX-3 FDR HCA

CUDA 5.5, OFED 1.5.4.1 with GPU-Direct-RDMA Patch

Large Message Latency

256K

Message Size (bytes)

-MVAPICH2-1.9

-NVAPICH2-1.9-GDR

Latency

4M

14

1M

CUDA Compiler Contributed to Open Source LLVM

Developers want to build front-ends for Java, Python, R, DSLs

Target other processors like ARM, FPGA, GPUs, x86

Enabling More Programming Languages

CUDA Python


```
@cuda.jit(restype=uint8, argtypes=[f8, f8, uint32], device=True)
def mandel(x, y, max_iters):
  zr, zi = 0.0, 0.0for i in range(max iters):
    newz = (zr * zr - zi * zi) + xz_i = 2 \times z \times z \times z + vzr = newzrif (zr * zr + zi * zi) >= 4:
        return i
   return 255
                                   CUDA Programming,
                                        Python Syntax
```

```
@cuda.jit(argtypes=[uint8[:,:], f8, f8, f8, f8, uint32])
def mandel kernel(img, xmin, xmax ymin, ymax, iters):
  x, y = cuda.grid(2)
  if x < imq.shape[0] and y < imq.shape[1]:
    img[y, x] = mandel(min x+x*( (max x-min x)/img.shape[0]),min y+y*( (max y-min y)/img.shape[1]), iters)
```

```
gimaqe = np.zeros((1024, 1024), dtype = np.uint8)
d_image = cuda.to_device(gimage)
mandel_kernel[(32,32), (32,32)](d_image, -2.0, 1.0, -1.0, 1.0, 20) 
d_image.to_host()
```
Domain-specific Languages

R Statistical Computing Language

Liszt

A DSL for solving mesh-based PDEs

OpenACC Directives

Your original Fortran or C code

Easy, Open, Powerful

- Simple Compiler hints
- Works on multicore CPUs & many core GPUs
- Compiler Parallelizes code

[http://www.openacc.org](http://www.openacc-standard.org/)

Additions for OpenACC 2.0

- **Procedure calls**
- **Separate compilation**
- **Nested parallelism**
- **Device-specific tuning, multiple devices**
- **Data management features and global data**
- **Multiple host thread support**
- **Loop directive additions**
- **Asynchronous behavior additions**
- **New API routines for target platforms**

 (CUDA, OpenCL, Intel Coprocessor Offload Infrastructure)

See http://www.openacc.org/sites/default/files/OpenACC-2.0-draft.pdf

CPU GPU Program myscience ... serial code ... 'Sacc region OpenACC $do k = 1.n1$ do i = 1.n2 Compiler ... parallel code .. **Hint** enddo enddo 'Sacc end region End Program myscience

Application Space Coverage

Wide Adoption of Tesla GPUs

Catalog GPU-Accelerated Applications

Expected Multi-GPU Release Status

Sepported Features

POPULAR GPU-ACCELERATED APPLICATIONS

<u><u>Bescription</u></u>

<http://www.nvidia.com/teslaapps/>

Recent Scientific Breakthroughs using GPUs

Breakthrough in HIV research

Discover the chemical structure of HIV's capsid to build more effective drugs

Run at NCSA Blue Waters (3000 GPUs)

Fastest simulation for Silicon for Solar Cells

More efficient & cost-effective solar cells

Gordon Bell Prize Stronger, Lighter Metals

Lighter, Stronger Metals for More Fuel-Efficient Cars

1.87 Petaflop / sec perf on 7168 GPUs on Tianhe-1A,

4224 GPUs at Tokyo Tech, **Japan**

GPUs for control systems

GPUs are used in many experiments for controlling

- Examples:
- Triggering and tracking for CERN experiments
- Signal processing for Lofar or Square Kilometre Array (SKA)

GPUs and Big Data Analytics

GPUs Today

- Computational acceleration for Big Data
- Visualization
- Accelerating the Cloud + Mobile transformation

GPUs Tomorrow

Converged architecture for Big Data and Compute

Integration of Compute and Visualisation

- GPU Operation Mode "All_On" enables graphics capabilities for K20/K20X server GPUs
	- nvidia-smi --gom=0
- NVIDIA indeX Scalable Big Data **Visualization**
- Remote visualization tools like **ParaView**

The Future

DARPA Study Identifies Four Challenges for ExaScale Computing

ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems

Peter Kogge, Editor & Study Lead Kerea Bergman **Shekhar Borkar Dan Campbell** William Carbon William Dally **Monty Denneau Paul Franzon William Harrod** Kerry Hill Jun Hilber Sherman Kara **Stephen Kerkler** Dean Klein **Rebert Lacres** Mark Richards Al Scarnelli **Steven Scott** Allan Suavely **Thomas Sterling** R. Stanley William **Katherine Yelick**

September 28, 2008

The week was openanted by DARPA IPTO in the EnaScale Computing Study with Dr. William Harrot to Program Massage: APR2, contract massler FAM456 47-C-7734. This report is published in the interest of universitie and technical information eschange and its publication does not constitute the Government's approval or disapproval of its ideas or findings.

NOTICE.

Using Germanout desvings, specifications, or other data included in this document for any parpose other than Covernment powernment does not in any may shipper the U.S. Covernment The fact that the Government formulated or supplied the domings, specifications, or other data does not license the holder or any other person or corporation, or convey any rights or permission to manufacture lose, or will and patented promiting that man relate to them.

APPROVED FOR PUBLIC RELEASE, DISTRIBUTION UNLIMITED

Report published September 28, 2008:

Four Major Challenges

- Energy and Power challenge
- Memory and Storage challenge
- Concurrency and Locality challenge
- Resiliency challenge

Number one issue is *power*

- Extrapolations of current architectures and technology indicate over 100MW for an Exaflop!
- Power also constrains what we can put on a chip

Which Takes More Energy?

Performing a 64-bit floating-point FMA: 893,500.288914668 43.90230564772498 = 39,226,722.78026233027699 $\boldsymbol{\times}$ **+** 2.02789331400154 = 39,226,724.80815564

Or moving the three 64-bit operands 20

mm across the die:

This one takes over 4.7x the energy today (40nm)! Loading the data from off chip takes >> 100x the energy. It's getting worse: in10nm, relative cost will be 17x!

Communication Takes More Energy Than Arithmetic

What is important for the future?

- Its not about the FLOPS
- Its about data movements
- Algorithms should be designed to perform more work per unit data movement
- Programming systems should further optimize this data movement
- Architectures should facilitate this by providing an exposed hierarchy and efficient communication

2018 Vision: Compute Node & System

Key architectural features:

- Malleable memory hierarchy
- Hierarchical register files
- Hierarchical thread scheduling
- Place coherency/consistency
- Temporal SIMT & scalarization
- PGAS memory
- HW accelerated queues
- Active messages
- AMOs everywhere
- Collective engines
- Streamlined LOC/TOC interaction

Conclusion

- **Power is the main HPC constraint**
	- Vast majority of work *must* be done by cores designed for efficiency
- **NVIDIA GPU's are already designed for energy efficiency**
- **Data movement dominates the power**
	- **Locality at all levels and reduction of overhead is necessary**
- **GPU computing has a sustainable model**
	- Aligned with technology trends, supported by consumer markets
- **GPUs are the path to the tightly-coupled hybrid processor future**

Thank you.

Axel Koehler akoehler@nvidia.com

