19-21 February 2018
RWTH Aachen University SuperC
Europe/Berlin timezone

Deep machine learning implementation in FPGA

20 Feb 2018, 12:35
15m
RWTH Aachen University SuperC

RWTH Aachen University SuperC

RWTH Aachen University Templergraben 57, 52062 Aachen phone:0241 8090801

Speakers

Dr. Michele Caselle (KIT)Mr. Weijia WANG

Primary author

Mr. Weijia WANG

Presentation Materials

Your browser is out of date!

Update your browser to view this website correctly. Update my browser now

×