PAUL SCHERRER INSTITUT



SLS2 BPM & Feedback Team :: Paul Scherrer Institut

P.Baeta⁺, B. Keil, G. Marinkovic

RFSoC-based digital signal processing for SLS2.0 multibunch feedback system

I.FAST Workshop 2024 on Bunch-by-Bunch Feedback Systems and Related Beam Dynamics, 4th March 2024, KIT, KARA, Karlsruhe, Germany



Introduction: Accelerator Feedbacks and Measurement Systems Group



Dr. Boris Keil Physicist, PhD, since 2003



Goran Marinkovic Engineer (electronics/informatics), since 2005



Pedro Baeta Engineer (electronics), since 2020



- Introduction
- RF System-on-Chip (RFSoC)
- SLS 2.0 Multi-bunch Feedback (MBFB)
- Status & Outlook



Introduction: SLS Upgrade – The SLS 2.0

Swiss Light Source (SLS) Upgrade, the SLS 2.0 project

- Replacement of the SLS storage ring, providing up to 60-fold higher brightness for hard X-rays.
- Modernization of aging systems, including the bunch-by-bunch feedback:
 - RFSoC as platform to implement the SLS 2.0 multi-bunch feedback (MBFB).
- 1st SLS 2.0 beam is planned for 1/2025 [1].



Figure 1 - Interior view of the Swiss Light Source (SLS) In user operation since 2001.



Introduction: Multi-bunch Feedback Upgrade

• SLS 1.0 MBFB system:

- PSI-design, commissioned in 2006
- Stabilize beam and avoid beam loss due to coupled bunch-instabilities (ion instabilities, resistive wall impedance, cavity HOM, etc.)
- Diagnostic tool:
 - Coupled Bunch Mode (CBM) spectrum display (find source of beam instabilities)

• SLS 2.0 MBFB system:

- 1st Milestone:
 - Replacement of the old VME-based ADC/FPGA/DAC MBFB system* with RFSoC-based solution [1].
- 2nd Milestone:
 - Replace analog down/upconverter for BPM/kicker signals with digital solution.

Advanced Diagnostic tools:

- Add Excitation-damping measurement
- Add Parasitic (X/Y/S) tune measurement
- o Other ideas (vertical emittance control/feedback, ...)



Introduction: SLS 1.0 Multi-bunch Feedback

SLS 1.0 MBFB system:

- PSI Design*
- RF frond-end:
 - Commercial analog front-end with downconverter (from 1.5± 0.25 GHz to baseband).
- Digital back-end:
 - 500 MS/s 8-bit VME-based ADC and DAC cards with MBFB algorithm deployed on a Xilinx Virtex 2.
- Analog DAC signal-conditioning:
 - For the longitudinal MBFB plane, an analog up-converter transforms the baseband (0-250 MHz) DAC signal to 1.25-1.5 GHz for the power amplifier of the longitudinal kickers.



Functional block diagram of the SLS1.0 MBFB *M. Dehler, P. Pollet, G. Marinkovic et al. [2]



- Introduction
- RF System-on-Chip (RFSoC)
- SLS 2.0 Multi-bunch Feedback (MBFB)
- Status & Outlook



RF System-on-Chip (RFSoC Gen1)



Zynq® UltraScale+™ RFSoC Gen1 [3]

- Integrates:
 - Multiple CPUs
 - Resourceful FPGA Fabric
 - GHz-range ADCs and DACs
 - Various data storage and communication interfaces
- Low ADC to DAC Latency
 - 8xADCs (12-bit up to 4.0 Gs/s): ~46-101 ns
 - 8xDACs (14-bit up to 6.5 Gs/s): ~24-116 ns
 - Loop-back latency: ~70-217 ns
 - Stable and reproducible
 - (i.e. after a power cycle).*
- Stable temporal sample alignment among ADCs and DACs
 - Multi-tile synchronization (MTS) mode.



ZCU111 Evaluation Kit

FMC-XM-500



Machine reference clock input ($f_{\rm RF} = \sim 500$ MHz) synchronizes data converters and programmable logic (PL)*

Zynq® UltraScale+™ RFSoC Gen1 XCZU28DR **RF-FMC** connector



Add-on card breaks down the RFSoC ADCs/DACs inputs/outputs to SMA connectors

Ethernet for communication with control system network

Xilinx/AMD ZCU111 Evaluation Kit featuring the RFSoC Gen1 (XCZU28DR)



- Introduction
- RF System-on-Chip (RFSoC)
- SLS 2.0 Multi-bunch Feedback (MBFB)
- Status & Outlook





VME-based ADC/FPGA/DAC hardware of SLS 1.0 MBFB.





Hardware setup for testing the RFSoC-based MBFB at SLS 1.0.





Comparison of the open-loop response (horizontal plane) between the RFSoC and the VMEbus-based MBFB system (Lab Tests).





Hardware setup for testing the RFSoC-based MBFB at SLS1.0 with direct sampling.



SLS2.0 MBFB – Hardware for direct sampling



New RF Front-end (Prototype)

New Digital Back-end (Prototype)





New RF Front-end (Prototype)



New Digital Back-end (Prototype)





Beam test with only one single bunch in SLS 1.0 storage ring

Oscilloscope measurement of signals for MBFB with old & new RFFE:

- Blue: X output of new direct sampling RFFE (optional lowpass removed)
- Red: X output of legacy MBFB (down converting) RFFE
- Yellow: RFSoC DAC output for X MBFB with new direct sampling RFFE



SLS2.0 MBFB: Firmware & Software



SLS2.0 MBFB: Firmware & Software

/ 8 Samples (14-bit) @ approx. 500MHz

High-level block diagram of 1 dimension of the MBFB.

SLS2.0 MBFB: Firmware & Software

Digital Filter - Longitudinal dimension - S

Digital Filter - Transverse dimensions – X and Y

SLS2.0 MBFB: Bunch-charge & Bunch-phase

Bunch-phase (bunch arrival-time):

- Proof of principle:
 - Measurement of bunch-phase in real-time with RFSoC (C-code)
 - Statistics of the measurements (moving average and root mean square error)
- Planned final solution:
 - Accelerate the phase measurement in FPGA logic for bunch-by-bunch feedback
 - Close feedback loop: directly drive longitudinal kicker with 32 GSPS RFSoC DAC waveform (4 GSPS with 8x interleaving)
- Backup solution:
 - Use old SLS 1.0 analog down-converter & up-converter with RFSoC (Implemented)

SLS2.0 MBFB: Bunch-charge & Bunch-phase

PAUL SCHERRER INSTITUT

Area Ai below negative pulse and the dynamic baseline \propto bunch-charge

The time t_i which splits A_i in half is an estimate for bunch arrival-time.

SLS2.0 MBFB: Bunch-charge & Bunch-phase

Bunch arrival-time measurement and RMS error of the measurements with different algorithms.

MainWindow	_ 🗆 ×	
RFDC System		
RFDC PLL Status	LOCKED	
RFDC State	ACTIVE	
Multi-Bunch Feedba	ack	
Longitudinal Transversal X Transvers	sal Y	
Reset		
Stop	ON	
RFFE		
Configuration		
ADC		XMBFB_RFFE.ui
ADC Sample Select		
Show ADC data		MBFB-T-X - RF front-end (RFFE)
IIK		
Enable		
FIR		
FIR Coeficients		$+ \frac{4}{\nabla} \frac{4}{\nabla} \frac{0}{\nabla} dB$ $+ \frac{3}{\nabla} \frac{0}{\nabla} \frac{1}{\nabla} \frac{1}{\nabla} dB$
FIR GAIN		BPM(S) ADC[C
		e aru
Generic Gain 2 ² (43		
Bunch Gall 2 ⁻¹ (51		
Bunch index 511		
DAC		
Trigger delay 280	ns	
DAC Sample Select 750ps	▼	
Show DAC data		
Advanced Tools		
Bunch excitation		

MainWindow		
FDC System		
RFDC PLL Status LOCKED		
RFDC State ACTIVE		
Multi-Bunch Feedback	ADC MDED Transversal V	
Longitudinal Transversal X Transversal Y	ADC MBFB Transversal X	_ U
Reset	PIOL	
Stop		x=7.080±03.v=95
RFFE	$\mathbf{u} \leftarrow \mathbf{v} \leftarrow \mathbf{u}$	x=7.00e105 y=55.
Configuration	100	
ADC	100	
ADC Sample Select	75	
ADC Sample Select 5 V	50	
IK	25 -	
Enable		
FIR		
FIR Coeficients	-25 -	
FIR GAIN		
	-50 1	
Bunch Gain 2° (51)	-75 -	
Bunch Index 511		
		00 25000 30000
	· · · · · · · · · · · · · · · · · · ·	
Trigger delay 280 T ns		
Show DAC data		
Advanced Teels		
Auvanceu Tools		
Bunch excitation		

MainWindow	×	
RFDC System		
RFDC PLL Status LOCKED		
RFDC State ACTIVE		
Multi-Bunch Feedback		
Longitudinal Transversal X Transversal Y		
Reset	×MainWi	
Stop	MBFB Trans	versa
RFFE	FIR Coefic	ients
Configuration	Frat 2027	
ADC	[00] -3027	
ADC Sample Select 5	[01] 9444	
Show ADC data	[02] -14307	
IIR		
Enable	[03] 16817	
FIR	[04] -16561	
FIR Coeficients	[05] 13580	
FIR GAIN		
Generic Gain 2^ (43 🗘)	[06] -8366	
Bunch Gain 2^ (51 🗘)	[07] 1775	
Bunch Index 511		
DAC		_
Trigger delay 280 🗘 ns		
DAC Sample Select 750ps 🔹		
Show DAC data		
Advanced Tools		
Bunch excitation		

MainWindow	_ 🗆 ×		
FDC System			
RFDC PLL Status	LOCKED		
RFDC State	ACTIVE		
Multi-B	unch Feedback	DAC MOED To an and M	
Longitudinal Transvers	sal X Transversal Y	X DAC MBFB Transversal X	- 🗆 🤉
Reset		FIOL	
Stop	ON		zoom rect
FFE			200111200
	onfiguration		
DC		0	
ADC Sample Select	5 *	-10	
Sh	how ADC data		
R		-20 -	
Enable			
IR			
E	IP Cooficients		A Martin
	Coencients	-50	
IR GAIN		-60-	
Generic Gain	2^(43 2)	-00	
Bunch Gain	2^(51 🗘)	-70	
Bunch Index	511		·
DAC		0 5000 10000 15000 20000 250	00 30000
Trigger delay	280 🗘 ns		
DAC Sample Select	750ps 🔹	1	
Sh	how DAC data		
dvanced Tools			
Bu	inch excitation		

FDC System				
FDC System				
RFDC PLL Stat	us	LOCKED		
RFDC State		ACTIVE		
	Multi-Bunc	h Feedback		
Longitudinal	Transversal X	Transversal Y		
F	Reset			
	Stop	ON		
RFFE				
	Config	uration		
ADC				
ADC Sample	Select	5	-	
	Show A	DC data		
IIR				
Enable FIR				
	FIR Coe	ficients		
Generic Gain	2	^ ([43		
Bunch Gain		^ (51		
Bunch Index		511		
DAC				
Trigger delay	/	280	‡ ns	
DAC Sample	Select	750ps		
	Show D	AC data		
Advanced Tool	s			
	Bunch e	xcitation		

51 5-1-X - 541		
DS		
requency	$+ \begin{array}{c} & & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\$	Hz
tart Phase	+	Degrees
ain		%
unch Selection:	(HEX)	Index
	0xfffffff	BIT [031:000]
	0×fffffff	BIT [063:032]
	Øxfffffff	BIT [095:064]
	Øxfffffff	BIT [127:096]
	0xfffffff	BIT [159:128]
	0xfffffff	BIT [191:160]
	0xfffffff	BIT [223:192]
	0xfffffff	BIT [255:224]
	0xfffffff	BIT [287:256]
	0xfffffff	BIT [319:288]
	0xfffffff	BIT [351:320]
	0xfffffff	BIT [383:352]
	Øxfffffff	BIT [415:384]
	Øxfffffff	BIT [447:416]
	0xfffffff	BIT [479:448]
Star	t Stop	

- Introduction
- RF System-on-Chip (RFSoC)
- SLS 2.0 Multi-bunch Feedback (MBFB)
- Status & Outlook

Status:

Transverse MBFB:

- Transverse RFSoC-based bunch-by-bunch feedback demonstrated at SLS1.0
 - Using I-tech RFFE (down-sampling the BPM signals)
 - ADC acquisition at 4GS/s, but only 1 out of 8 samples processed (throughput 500MS/s)

Longitudinal MBFB:

- Longitudinal phase and bunch charge measurement with direct sampling in real-time (C code). **General:**
- Tune excitation, coupled bunch mode (CBM) diagnostics

Outlook:

Transverse MBFB:

- Utilize all ADC samples to determine beam position (at 4GS/s)
 - Including digital compensation of phase slippage from 1st to last bunch

Longitudinal MBFB:

- Accelerate direct sampling bunch-phase calculation in HW, replacing SW (C code) with VHDL.
- Replace analog with digital up-converter to drive longitudinal kicker amplifiers.

General:

- Automate the tunning of the feedback.
- Improve diagnostic tools (Tune measurement, excitation/damping measurement, ...).

PAUL SCHERRER INSTITUT

Thank you!

Page 31

- [1] M. Dehler, G. Marinkovic, P. Pollet, and T. Schilcher, "State of the SLS Multi-bunch Feedback", in Proc. APAC'07, Indore, India, Jan.-Feb. 2007, paper TUPMA014, pp. 118-120.
- [2] A. Streun, "SLS 2.0, the Upgrade of the Swiss Light Source", in Proc. IPAC'22, Bangkok, Thailand, Jun. 2022, pp. 925-928. doi:10.18429/JACoW-IPAC2022-TUPOST032
- [3] Xilinx, <u>https://www.xilinx.com/products/boards-and-kits/zcu111.html</u>
- [4] P. H. Baeta Neves Diniz Santos, B. Keil, and G. Marinkovic, "RF System-on-Chip for Multi-Bunch and Filling-Pattern Feedbacks", in Proc. IBIC'22, Kraków, Poland, Sep. 2022, pp. 379-382. doi:10.18429/JACoW-IBIC2022-WE2C4
- [5] P. H. Baeta Neves Diniz Santos, B. Keil, and G. Marinkovic, "Status of the RFSoC-based Signal Processing for Multi-Bunch and Filling-Pattern Feedbacks in the SLS2.0", in Proc. IBIC'23in Proc. IBIC'23, Saskatoon, Canada, Sep. 2023, pp. 297-300

Appendix 1: RFSoC ADC Analog Characteristics

Parameter	Comments/Conditions ¹	Min	Typ 2	Max	Units		
Analog Inputs							
Resolution		12	_	_	Bits		
Sample Rate	Devices using quad ADC tile channel	0.5	_	2.058	GS/s		
	Devices using dual ADC tile channel	1	_	4.096	GS/s		
Full-scale Input	Input 100 Ω on-die termination ³	_	1	_	V_{PPD}		
		_	1	_	dBm		
Analog Input Bandwidth	Full-power bandwidth (-3 dB) 3	_	4	_	GHz		
Common mode voltage ⁴	AC coupling mode with internal bias	_	1.25	_	V		
Crosstalk isolation	F _{IN} = 240 MHz	_	-70	_	dBc		
between channels ⁵	F _{IN} = 1.9 GHz	_	-70	_	dBc		
	F _{IN} = 2.4 GHz	_	-70	-	dBc		
	F _{IN} = 3.5 GHz	_	-70	_	dBc		

Appendix 2: RF data-converter ADC IP – Processing Path

Appendix 3: RFSoC DAC Analog Characteristics

Parameter	Comments/Conditions ¹	Min	Typ 2	Max	Units		
Analog Outputs							
Resolution		14	_	_	Bits		
Sample Rate		0.5	_	6.554	GS/s		
Maximum Output Power	20 mA mode, V_{DAC_AVTT} = 2.5V, 100 Ω termination	_	+1	—	dBm		
	32 mA mode, V_{DAC_AVTT} = 3.0V, 100 Ω termination	-	+5	_	dBm		
Analog Bandwidth	Full power bandwidth (-3 dB)	-	4	_	GHz		
On-die Termination	Single-ended on-die termination to external 2.5V/3V V _{DAC_AVTT} ³	_	50	_	Ω		
Crosstalk isolation	F _{OUT} = 240 MHz	-	-70	—	dBc		
between channels ⁴	F _{OUT} = 1.9 GHz	-	-70	_	dBc		
	F _{OUT} = 2.4 GHz	_	-70	_	dBc		
	F _{OUT} = 3.5 GHz	_	-70	-	dBc		

X18263-060220

Appendix 5: Bunch charge noise measurement

Bunch charge measurement for an homogeneous filling pattern with bunch gap generated by DAC

Noise of charge measurement measured with RFSoC, using DAC to simulate BPM signal.

Appendix 6: Bunch arrival time noise measurement

Bunch arrival time measurement for a bunch train with bunch gap and equally spaced bunches (2ns) generated by DAC

Noise of bunch arrival time measured with RFSoC, using DAC to simulate BPM signal.

Appendix 7: Python GUI

IBFB-T-X - Bun	ch Excitation	
DDS		
Frequency	$+ \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} $	Hz
Start Phase	+	Degrees
Gain	+	%
Bunch Selection:	(HEX)	Index
	0xfffffff	BIT [031:000]
	Øxffffffff	BIT [063:032]
	0xfffffff	BIT [095:064]
	Øxffffffff	BIT [127:096]
	Øxfffffff	BIT [159:128]
	0xfffffff	BIT [191:160]
	0xfffffff	BIT [223:192]
	0xfffffff	BIT [255:224]
	0xfffffff	BIT [287:256]
	Øxfffffff	BIT [319:288]
	Øxfffffff	BIT [351:320]
	0xffffffff	BIT [383:352]
	Øxffffffff	BIT [415:384]
	Øxfffffff	BIT [447:416]
	Øxfffffff	BIT [479:448]
Start	Stop	

DC System					
RFDC PLL Stat	us		LOCK	ED	
RFDC State			ACTI	VE	
	Multi-Bun	ch F	eedback		
Longitudinal	Transversal X	т	ransversal Y		
F	Reset				
	Stop		0	Ν	
RFFE					
	Confi	gurat	ion		
ADC					
ADC Sample	Select	5			-
Abe bample	Show	ADC.	data		-
	511011	ADC	udld		
IIR Enable	5.10	ADC	uata		
IIR • Enable FIR	5104	ADC	uata		
IIR Enable FIR	FIR Co	pefici	ents		
IIR Enable FIR FIR GAIN	FIR Co	pefici	ents		
IIR Enable FIR FIR GAIN Generic Gair	FIR Co	peficio 2^ (ents 43		¢)
IIR Enable FIR FIR FIR Generic Gair Bunch Gain	FIR Co	2^ (2^ (43 51		¢)
IIR Enable FIR FIR GAIN Generic Gair Bunch Gain Bunch Index	FIR Co	peficie 2^ (2^ (511	ents 43 51		
IIR Enable FIR FIR GAIN Generic Gair Bunch Gain Bunch Index DAC	FIR Co	peficie 2^ (2^ (511	ents 43 51		
IIR Enable FIR FIR GAIN Generic Gair Bunch Gain Bunch Index DAC Trigger dela	FIR Co	2^ (2^ (511 280	ents 43 51		(↓) ↓) ↓ Ns
IIR Enable FIR FIR GAIN Generic Gain Bunch Gain Bunch Index DAC Trigger delay DAC Sample	FIR Co 9 Select	22^ (22^ (511 280 750	ents 43 51 05		(↓)) (↓)) (↓) (↓) (↓) (↓) (↓)
IIR Enable FIR FIR GAIN Generic Gair Bunch Gain Bunch Index DAC Trigger delay DAC Sample	FIR Co y Select Show	2^ (2^ (511 280 750	43 51 55 05 data	A V	↓) ↓) ↓ ns
IIR	FIR Co FIR Co Select Show	2^ (2^ (511 280 750 DAC	ents 43 51 05 data		¢)) ¢))

- The		-
MB	B Transvers	al
FI	R Coeficient	5
[00]	-3027	
[01]	9444	
[02]	-14307	
[03]	16817	
[04]	-16561	
[05]	13580	
[06]	-8366	
[07]	1775	