



### **HEPS Fast Orbit Feedback system**

#### Wei Shujun

Wei Shujun, Gao Guodong, Zhang Hong, Zhou Daiquan, Li Yilin, Huang Xiyang, Cao Jianshe

March 24, 2025

I.FAST workshop 2025, Karlsruhe, Germany

### CONTENT

- 1. Introduction to HEPS
- 2. FOFB Architecture of HEPS
- 3. FOFB Hardware and Software design
- 4. FOFB System laboratory test
- 5. FOFB On-site testing without Beam
- 6. FOFB Latency and Bandwidth estimation
- 7. Next plan
- 8. Summary

### 1, Introduction to HEPS



### **Orbit stability criteria**



48 7BA cells, 576 BPMs, 192 fast correctors (FC), 288 slow correctors (SC)

HEPS	Short time (0.01-1000 Hz)						
stability requirement	orbit	angular					
Horizontal	1.0 μm	0.2 µrad					
Vertical	0.3 μm	0.06 µrad					



### **Global orbit feedback scheme**

Strategy: SOFB+FOFB+RFFBCommissioning: SOFB+RFFB



Global orbit feedback

Parameter	Feedback design
Algorithm implementation	Fast + SOFB
BPM sampling rate	22 kHz (FA)
FC sampling rate	22 kHz
Signal processors (16 stations)	FPGA (Virtex-7)
Num. BPMs /plane	576 (12 per cell)
FC /plane	192 (4 per cell)
SC /plane	288 (6 per cell)
FC PS bandwidth	10 kHz
FC latency	< 25 μs
FOFB closed-loop bandwidth	>500 Hz



### 2, FOFB Architecture of HEPS

## **FOFB system framework**

- "Ring-Star-Ring" structure
  - For each BPM station, construct all 12 BPMs to a BPM ring;
  - Connecting adjacent 3 BPM rings to 1 FOFB unit.
  - Link all 16 FOFB units to 1 large FOFB ring.
  - Connecting 1 FOFB unit to 3 FC PSC units.





### **Data Transmission Network**

- Our entire system has undergone two iterations of version development.
- In the previous version, the FOFB framework featured a "ring-star-ring" two-layer design. With the latest design, we have incorporated a BDT module and developed a "star-ring" framework.
  - ◆ Reduce the latency;
  - Expand the inputs for XBPM;
  - ◆ Promote the system stability.
- Note: Changing the data transmission framework only requires changing the fiber optic connection method, without the need to modify the hardware and software of each system.

**HIGH ENERGY** 

PHOTON SOURCE



## **Data Transmission Network**

- A "star-ring" data transmission network structure.
  - Added BPM data transceiver (BDT) module for pointto-point reception of all BPM data corresponding to BPM sub stations, and then sent to FOC.
  - The advantages of "star-ring" framework:
    - ◆ Reduce the power consumption of FOC;
    - Decrease data transmission latency;
    - Prevent the failure of one BPM from affecting the transmission of data to other BPMs;

I.FAST workshop 2025

◆ It make XBPM input possible.



★毎2(2)あ: ×2 ・★毎)(48あ 2(21石)、×2) 北張」(48石 ast Other Coursel 10 March 24, 2025

### FOFB system Hardware Unit

#### •FOFB Unit Function block

- 3\*12 BPMs
- 3\*8 PSCs
- 1 FOC
- 4 Timing signals
  - ◆ Trig\_291Hz
  - ◆ Trig\_FA
  - ♦ Trig\_Sync
  - ◆ Trig\_DAQ
- I Clock Fanout module
- FOFB Server for Control and DAQ





### **FOFB system Hardware Unit**



**PHOTON SOURCE** 

#### • FOFB Unit Components

- FOFB.ATCA.BackPlane
- FOFB.ATCA.FOC
- FOFB.ATCA.AUX
- FOFB.ATCA.PSC\_Interface
- FOFB Server for control and DAQ Op.
- RF clock Fanout module
- BPM data Transfer module
  - Used for BPMs data reassemble and forward function.

### FOFB system Hardware Unit

# •All components and Signal connections in 1 FOFB unit







### FOFB system data processing flow





### 3, FOFB Hardware development

### **FOFB Hardware development(main parts)**

#### •FOFB.ATCA.Backplane

Provide power supply for all FOFB ATCA function modules, and provide the signal interconnection between the ATCA function modules

#### •FOFB.ATCA.FOC

Receiving and Processing the BPMs data, perform the FOFB algorithm and output the PSC correction data

#### •FOFB.ATCA.AUX

 Auxiliary function module, processing the Trigger signals, temperature monitor and FOFB system protection, moreover, to perform the data acquisition operation.

#### •FOFB.ATCA.PSC\_Inf.

 Receive the PSC correction data from FOC module, and forward the information to PSC module, furthermore, read the PSC setting information back to FOFB.



### FOFB.ATCA.Backplane design

- Signal interconnection schemeKey features
  - Power supply for all function module
  - Clock link from FOC to other module
  - Trigger link from AUX to FOC
  - Data link between FOC and PSC
  - I2C bus for Temp. Monitor
  - GTX link between AUX and FOC

**HIGH ENERGY** 

**PHOTON SOURCE** 

#### • Physical picture of the backplane



### FOFB.ATCA.FOC module design

- FOFB FOC function block
- FOC Key Features
  - Parameters setting by the FOFB Server's program
  - Receive 36 BPM.FA data from adjacent 3 DBPM cabinets
  - Communicate and exchange data with adjacent FOC units
  - Processing the BPMs data and obtaining the fast corrector information through the FOFB algorithm
  - Send fast corrector information to the fast PSC through the PSC interface module.
  - Send BPMs and other data from this station to the AUX board via the GTX highspeed data link.
  - Receive the Trigger information from AUX module, which is used for FOFB data processing.
  - Logic to monitor the FOC's temperature, and send those information to AUX.
- Physical picture of the FOC module

**FON SOURCE** 

**HIGH ENERGY** 

I.FAST workshop 2025





March 24, 2025

### FOFB.ATCA.AUX module design

#### •FOFB AUX function block

- •Key features
  - Receiving Trigger signals from Timing system and forwarding those signals to FOC.
  - Receiving local BPM data, PSC data, and other configuration information from the FOC, then storing all those data to the server via GbE.
  - Receiving temperature information from other modules, and sending it to the server program to monitor the FOFB system temperature, to shut off the FOFB system power supply in emergency situations.

### Physical picture of the AUX module

**HIGH ENERGY** 







## FOFB.ATCA.PSC\_Interface module design

#### Function block

#### Key features

- Receive the fast corrector information from FOC module, and send it the fast PSC with multimode fiber.
- Read back the fast corrector information and other configuration information from PSC and send it to FOC
- Temperature monitor, the temperature information is send to AUX module for the FOFB system protection.
- Working Status disp.
- Picture of the PSC\_inf.





### **Hardware implementation**

- At present, all FOFB system modules have been produced and tested.
- Based on the existing hardware, the FOFB system can be deployed on HEPS to conduct the basic functional testing.



MAIN board



AUX board



PSC board



ATCA crate



Backboard



I.FAST workshop 2025

March 24, 2025

### 4, FOFB system laboratory testing

### Laboratory testing platform

Four BPM, one FOC and one PSC were used to build a test platform in the laboratory to test the basic functions and evaluate the performance of the system.



- BPM data communication test: The delay of 50 meter fiber optic transmission is about 0.65μs, and the total delay of data transmission is estimated to be about 0.5μs.
- Power controller interface testing: calibration value sending test, read back data receiving, power on/off control, etc.
- FOFB Algorithm Simulation: Calculate PS setpoints using test data in both FOC and the upper computer's Matlab, and cross-check for verification.
- Data Readout Function Test: Real-time reading of FOFB system data at 300Mbps rate by receiving UDP data packets through Python on PC.



### Multi-system joint test in laboratory

- Test platform include BPM,
   FOFB, PSC, and Magnets.
- Function test: the signal from L
   BPM to FOFB, and to PSC, at last, to Magnets. The system have a fixed latency.



 Butz: FA输出
 Presentationgenetics

 Butz: ADC输入
 Butz: ADC输入

 Butz: FOFB输出
 Butz: FOFB输出

 Butz: Plangel(1)
 P2freq(2)

 Plangel(2)
 P2freq(2)

 Plangel(2)
 P2freq(2)

 Plangel(2)
 P2freq(2)

 Storm
 Storm

 Storm
 Storm







### 5, FOFB On-site testing without Beam

### On site testing platform construction

#### Testing platform components

- BPMs: 36BPMs at Zone13, Zone14 and Zone15
- FOFB Unit: located at Zone 14
- PSC: 24 PSCs at Zone13, Zone14 and Zone15











## On site testing: FOC self testing

#### •FOFB components in zone 14

- FOFB.ATCA.FOC / FOFB.ATCA.AUX / FOFB.ATCA.PSC\_Inf.
- Clock Fanout logic / Trigger Input
- Intelligent PDU with Remote Control Capabilities

### •FOC self testing result:

- Intelligent PDU Switch ON/OFF with the control program. (OK)
- FOFB.ATCA.FOC and FOFB.ATCA.AUX program loading. (OK)
- The server program controls FOFB through the GbE.(OK)
- Testing program running in FOC is ready





### **On site testing: DPBMs-FOFB**

#### •Testing the data link from Zone 13 DBPMs to Zone 14 FOC.

- The following tasks must be ready before the data link testing
  - Related parameter loading is ready, which include: KX,KY / KA,KB,KC,KD/ offset / BPM physical Number / .....
  - DBPM FA data should be synchronized : FA data output from the BPM ring must be synchronized with the FA timing signal(TRIG\_FA)

ILA Status: Idle		4, 304											
Name	Value	4, 150	4,	4, 2 200	1 <mark>08</mark> 4, 251	)	4.  4	<mark>297</mark> 300	4, 316	<mark>4, 349</mark> 4, 350	<b>_</b> )	4, 400	4,4
₩ system_i/FOFB_FOanout_0_data_en	1												
> 😻 system_i/FOFB_FOC/t_0_gtx_out[63:0	3002a7fc44a0d591		300268	172	2da1f074		ħ	$\langle \chi \rangle$	300267	Ж	300263	X	X 30025c
₩ system_i/FOFB_Fm_0_FOFB_FINISH	0												
₩ system_i/FOFB_Fm_0_FOFB_START	0												
₩ system_i/FOFB_FOC/SMA_1_0_1	1												
₩ system_i/FOFB_FOt_delay_0_SMA_IN	0												
> 😻 system_i/FOFB_FOCrd_data_4[63:0]	00000000000000000		0000	000	000000000				000000000		0000000000		00000000000
> 🔧 system_i/FOFB_FOCrd_data_5[63:0]	3002c02744e0dfd7		000000	000	0000000		D	00	0000000	000	0000000 )	000	0000000 🗶
> 📲 system_i/FOFB_FOCrd_data_6[63:0]	0000000000000000		0000000	000	000000		C	10001	000000	000	000000	0000	000000 🕺 00



### **On site testing: FOFB-PSC**

#### •Testing contents include:

- Corrector value setting and Data frame checking
  - 24-bit data, with 1 bit for the sign, 4 bits for the integer, and 19 bits for the decimal bit, which corresponds to the current setting with a range of ±16A. The current setting resolution is 1.9075 μA.
- Related parameters readback(all readback data frame is 24bit)

Start(1)	ID(8)	Data(24)	CRC(8)	Stop(2)

- Start bit: 1 bit, with a constant value: "0";
- > ID Number: 8bits, shows the data frame type;
- Setting Value: 24bits, 1-bit sign, 4-bits integers, 19-bits decimals;
- $\triangleright$  CRC: 8bit, CRC check polynomial:  $x^8+x^7+x^5+x^4+x+1$ , start and stop bit is not included;
- Stop bit: 2-bits, with a constant value: "11".



				Fra	me Response from FOFB_	PSI	
Protocol	Frame	Delay	Frame1	Frame2	Frame3	Frame4	Frame5
Set setpoint Read status & readbacks& Read setvalue	ID=0x15 Data=Setpoint	4.3us	Same as Received Frame	ID-0x93 Data=Status	ID–0x90 Data= currentback	ID–0x95 Data=Command	ID–0x8a Data= setpointback
Set command Read status & readbacks& Read setvalue	ID=0x0A Data=Command	4.3us	Same as Received Frame	ID=0x93 Data=Status	ID=0x90 Data= currentback	ID=0x95 Data=Command	ID=0x8a Data= setpointback
Read status & readbacks& Read setvalue	ID=0x40 Data=Not used	4.3us	Same as Received Frame	ID=0x93 Data=Status	ID=0x90 Data= currentback	ID=0x95 Data=Command	ID=0x8a Data= setpointback
Set setpoint only	ID=0x55 Data=Setpoint	Ous	Same as Received Frame				
Send command only	ID=0x4A Data=Command	Ous	Same as Received Frame				
Read setpoint & command	ID=0x00 Data=Not used	2.6us	Same as Received Frame	ID=0x95 Data=Command	ID=0x8a Data= setpointback		
Read Configuration	ID=0x01 Data=Not used	2.6us	Same as Received Frame	ID=0x96 Data={version, 32'b0}	ID=0x8B Data={27'b0, fiber_good, SW1 status]}		
Reserved	ID=0x02 Data= Not Used	Ous	Same as Received Frame				

I.FAST workshop 2025

March 24, 2025

### **On site testing: FOFB-PSC**

#### Testing results

- The PSC module power on/off is controlled by the network, and the function of fiber optic control for power on/off has been removed.
- The FOFB receives normal read back data, and there are no errors in data communication during short-term testing. the power supply current setpoint can correspond to the setpoint value.

> Marchael Sc_encode/PSC_in[23:0]	070652	07064e	(	070650	$\langle $	070652	X		070654	
1 PSC_ENCODE/PSC_en	0									
> N PSC_ENCODE/FraIN_ID90[23:0	070626	070493		0705a5		070626		X	0706	fc
> M PSC_ENCODE/FraIN_ID80[23:0	070650	070640		07064e		070650			0706	52
> New PSC_ENCODE/FraIN_ID93[23:0	000001			000	)01					
> 🍕 PSC_ENCODE/FraIN_ID8A[23:0	070650	07064c		07064e	X	070650			0706	52
> M PSC_ENCODE/FraIN_ID95[23:0	000001			000	)01					





### 6, FOFB Latency and Bandwidth estimation

### Time consumption and FOFB system bandwidth

 FOFB system time consumption testing, and FOFB feedback bandwidth estimation

- T1, BPM detector and signal transmission time:  $0.2\mu s$
- T2, BPM date processing time:  $96\mu s$
- T3, BPM ring data transmission time: 0.4+12\*0.2=2.8µs
- T4, Data transmission time from BPM ring to FOFB
- ring: 1.41μs





- T5, FOFB ring data transmission time:  $9.75\mu s$
- T6, Data processing time of FOFB algorithm:  $3.5\mu s$
- T7, Data transmission time from FOFB to PSC: 3.0μs
- T8, Fast corrector system delay: less then  $25\mu s$

### Time consumption and FOFB system bandwidth

•The delay of the FOFB system is divided into 8 parts, and the total delay of the system is estimated based on our laboratory test results.

$$T_{totle} = \sum T_i = 141.66 \,\mu s$$
  $BW_{FOFB} = \frac{1}{10 * T_{totle}} = 705.9 Hz$ 

•Conclusion: a feedback bandwidth of more than 500 Hz can be achieved for the HEPS FOFB system.



### 6, FOFB software and algorithm design

### System software architecture

- Three tier software architecture: PL(Verilog)、PS(C)、PC(Python)
- ➢ 8 core software function modules.
- PL: FOFB core signal link, FOFB algorithm, GTH transceiver, etc., directly determine FOFB system performance.
- PS: Developed based on Microblaze soft core, used for data transmission between PL terminal and PC.
- PC: User control interface, data processing and analysis.





### **Upper-Layer Control Software**

- Develop the Upper-Layer Control Software for the FOFB System Using QT.
- The implemented functions include: FOC state control, FOFB parameter setting, FOFB data readout and processing.
- Over 15,000 32-bit FOFB system parameters should be set in the system running time.
- The read data is stored in binary file format, and after format conversion, the data can be saved in large quantities on the server.

FOC网络连接 IP地址 192.168.36.10 端口 7 🛊		C参数置入	<b>\</b>					
ON/OFF	× X_KI	0.1	Y	_KP 0.1				
	Х_КР	0.5	Y	KI 0.5				
	X_KD	0.2	Y	_KD 0.2				
	写	入矩阵 ?	写入轨道	写入PID	写入FOC			
FOC系统控制 📕								_
打开系统	关闭系统		内存初刻	nłŁ		模式选择:	正常模式	,
机箱温度: 30.000 °C	PS( 16)	C截取位置: 进制 (0-32)	24			BPM传输8 16进制 (C	寸间: -800) 3E7	_
FOFB数据读出	IP地址 192	. 168. 36. 181	ji ji	(D 8080 \$	○ 实时道 ● DDR4道	卖出 卖出	FF	
FOC状态监测	串口选择	]	波特国	¥ 9600 -	串口检测		打开/关闭串口	



### **Implementation of FOFB algorithm**

- The core algorithm of FOFB controller adopts periodic pipeline deployment in FPGA.
- $\succ$  FOC delay should be less than 35  $\mu$ s, it needs to be completed within 3500 clock edges (~100M clk).
- ➤T1: BPM data transmission time is set based on the actual measurement results of HEPS.
- ➤T2+T3: Correction calculation, based on Systolic Array, currently completed using 392 clock edges.
- >T4: Computation setpoint transmission time to PSC, adopting a custom transmission protocol , about 2  $\mu$ s.





### 7, Next plan

### Next plan in 2025

- > We have already completed testing and simulation of the signal links within the red box in the laboratory.
- > Next, we will promptly conduct the following tests on HEPS:
- Communication and latency testing of the 578 BPM data transmission network.
- ② Interface testing with the timing system and control system.
- ③ R&D based on actual beam signal in one FOC station.
- (4) Mass production.
- (5) Start commissioning.





### Long-term plans

#### Target:

- Realize intelligent monitoring and diagnosis of beam current online
- Realize compensation correction for the dynamic offset of the "Golden Orbit" and its impact on the accelerator FOFB system
- Accurate FOFB control of beam based on AI technology
- The developed control algorithm is based on FPGA and can be deployed in different FOFB systems. When the hardware resources meet the algorithm resource requirements, only software upgrades are needed





### Long-term plans

#### Hardware implementation Strategy: ZYNQ +GPU

- ZYNQ: Complete high speed data receiving and caching via DDR4 among the BPMs and the Fast Correct Power sources, and the Parallel neural network reasoning acceleration.
- Xilinx AI Processor IP Core & DPUCZDX8G
- Supported devices : Zynq<sup>®</sup> UltraScale+<sup>™</sup> MPSoC and ZYNQ 7000, which have been used in the FOFB systems
- Vitis AI development kit : Verilog, AXI4, HLS
- GPU: Acceleration of neural network reasoning based on GPU.

- Feedback control system based on neural network
- Instead of PID algorithm, improves feedback accuracy and reduces data calculation delay









- The very small beam sizes of HEPS present significant challenges in achieving orbit stability.
- The FOFB system adopts star-ring data transmission network structure to reduce latency, and promote the system stability, furthermore, expand the input capability.
- We have completed all the hardware design, the overall hardware of the crate adopts a custom ATCA architecture.
- V7-FPGA manages BPM and FC data streams and perform correction computations.
- Based on the current latency test results of various systems, the system can achieve a closed-loop bandwidth of 500 Hz or even higher.
- We will soon complete the small system testing with beam and proceed to mass production. We hope to start commissioning by the end of the year.



### Acknowledgement

•Thanks to Tian Yuke(NSLS2), Yin Chongxian (SSRF), Jiang Bocheng (Chongqing University), Liu Lin (Sirius), Daniel Tavares (Sirius), Fernando de Sa (Sirius), and Holger Schlarb (DESY) for their insightful discussions.



### Thank you for your attention!



### **RF clock fanout mdoule**

#### •1-8 power splitter for RF clock fanout.







### **BDT module function block**

### •FOFB BDT Function block

### •Key features

- Receive all 12 BPMs from one station;
- Receive all XBPMs near the FOFB station;
- Check, reassemble, and align all BPM data;
- Finally, send the data to the FOC module using one fiber.



