




SiMPI devices - status and perspectives

- SiPMs basics
- SiPMs with Bulk Integrated Quench Resistors – SiPMI concept
- Results from the prototype production
- Future perspectives


Jelena Ninkovic, MPI für Physik, München

SiPM Basics



Array of avalanche photodiodes operated in Geiger mode and read out in parallel.

Require connection of quench resistor to stop the avalanche.



Operating voltage: $\ll 100$ V

Gain: 10^5 up to 10^7

single pixel time resolution: ≈ 100 ps


single pixel recovery time: < 1 μ s

dependence of Gain on Temp.: 0.5% dG/dT

peak photon detection efficiencies: $\approx 40\%$ @ 500nm

dark count rate/mm²: 10^5 - 10^6 counts per second at room temp.
(strong dependence on temperature)

Polysilicon Quench Resistors




Complex production step

Critical resistance range



influenced by: grain size, dopant segregation in grain boundaries, carrier trapping, barrier height

Rather unreliable process step and an obstacle for light




M. Mohammad et al.
'Dopant segregation in polycrystalline silicon',
J. Appl. Physics, Nov., 1980

● SiPM cell components → SiMPI approach





Idea brought by R. Richter
L. Andricek and G. Lutz

● SiPM cell components → SiMPI approach





Idea brought by R. Richter
L. Andricek and G. Lutz

● SiPM cell components → SiMPI approach





Idea brought by R. Richter
L. Andricek and G. Lutz

● SiPM cell components → SiMPI approach



SOI wafers



● Advantages and Disadvantages




Advantages:

- no need of polysilicon
- free entrance window for light, no metal necessary within the array
- coarse lithographic level
- simple technology
- inherent diffusion barrier against minorities in the bulk -> less optical cross talk




Drawbacks:

- required depth for vertical resistors does not match wafer thickness
- wafer bonding is necessary for big pixel sizes
- significant changes of cell size requires change of the material
- vertical 'resistor' is a JFET -> parabolic IV -> longer recovery times

Prototype production




Anode current [A]



● Fill factor & Cross Talk

Produced SiMPI devices have the extremely high fill factors and still lower cross talk!



No special cross talk suppression technology applied
just intrinsic property of SiMPI devices



● Detection of particles


Excellent time stamping due to the fast avalanche process ($<1\text{ns}$)

MIP gives about $80\text{pairs}/\mu\text{m}$ \rightarrow huge signal in SiPM \rightarrow allows operation at small ΔV




Reduction of dark rate and cross talk by order of magnitude


- Next generation SiMPI devices



- Next generation SiMPI devices



● Next generation SiMPI devices




Topologically flat surface

High fill factor

Adjustable resistor value

Pitch limited by the bump bonding

- Next generation SiMPI devices




Topologically flat and free surface

High fill factor

Sensitive to light

- Next generation SiMPI devices




Topologically flat and free surface

High fill factor

Sensitive to light

● Next generation SiMPI devices




Topologically flat and free surface



High fill factor

Sensitive to light

● Next generation SiMPI devices



Topologically flat and free surface
 High fill factor
 Sensitive to light




1. Structured implant on backside on sensor wafer

2. bond sensor wafer to handle wafer


3. thin sensor side to desired thickness

4. process SiMPI arrays on top side

● Next generation SiMPI devices



Topologically flat and free surface
 High fill factor
 Sensitive to light




1. Structured implant on backside on sensor wafer

2. bond sensor wafer to handle wafer


3. thin sensor side to desired thickness

4. process SiMPI arrays on top side

● Next generation SiMPI devices



Topologically flat and free surface
 High fill factor
 Sensitive to light



1. Structured implant on backside on sensor wafer
2. bond sensor wafer to handle wafer
3. thin sensor side to desired thickness
4. process SiMPI arrays on top side



Thanks for your attention!!!

Questions?

- Fill factor & Cross Talk & Photon Detection Efficiency



Produced SiMPI devices have extremely high fill factors!

Pitch / Gap	Fill factor	Cross talk meas. ($\Delta V=2V$)	PDE calc. ($\Delta V=2V$)	PDE calc. ($\Delta V=5V$)
130 μm / 10 μm	85.2%	29%	41%	65%
130 μm / 11 μm	83.8%	27%	40%	64%
130 μm / 12 μm	82.4%	25%	39%	63%
130 μm / 20 μm	71.6%	15%	34%	54%

PDE estimate $PDE = FF \times QE \times GE$:

- Optical entrance window: 95% @400nm
- Geiger efficiency : 50% @ 2V overbias

80% @5V overbias